http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No.VI, December

ISSN: 2231-5152

# AHB INTERFACE WITH SPI MASTER BY USING VERILOG

Abhishek Godara \*, Chetan Sharma \*\*

\*(Department of UIET (Microelectronics), Punjab University, Chandigarh-160014) \*\*(M.Tech-VLSI Department, JSS Academy of Technical Education, Noida)

## ABSTRACT

In this paper the power consumption of AHB SPI-Master is being optimized by using RTL clock gating technique. SPI (Serial Peripheral Interface) is a serial interface which facilitates the synchronous serial data transfer between 2 devices. It operates in master and slave modes. AMBA (Advanced Microcontroller Bus Architecture) is an on chip bus developed by ARM Ltd. and is widely used in Soc designs. AHB (Advanced High Performance Bus) is a high frequency and high bandwidth bus which comes under AMBA classification. The AMBA-AHB slave interface programs the SPI registers. The RTL clock gating technique is used for reducing dynamic power consumption. The overall design comprises of AHB- slave interface, SPI-master, SCLK generator, gated clock and memory. RTL coding is done in verilog. Simulations are observed in MODELSIM simulator and power is calculated by loading the design in Lattice diamond FPGA kit. Power comparison is done by taking 50 MHzfrequency.

**Keywords** – SPI (Serial Peripheral Interface), MOSI (Master Out Slave In), MISO (Master In Slave Out), SCLK (SPI Clock), SS (Slave Select) AMBA (Advanced Microcontroller Bus Architecture), AHB (Advanced High Performance Bus), RTL (Register Transfer Level), FPGA (Field Programmable Gate array).

## INTRODUCTION

Data can be transferred by two ways either parallel or serial. Serial data transfer is quite advantageous as compared to parallel data transfer because of simple wiring and less interaction between the conductors of serial cables. SPI and I2C are two common examples of serial datatransfers.

SPI (Serial Peripheral Interface) is basically a four wire interface which is used for serial data transmission between two devices. It was created by Motorola and also known as Microwire. It can be operated as master or slave. For communication with other devices it uses four signals namely MISO, MOSI, SCLK and SS. MOSI and MISO are two signals on which data is transferred in and out from SPI. When operated as master, SCLK signal is generated by the master and SS signal is pulled low to select the slave for datatransfer.

AMBA was introduced by ARM Ltd. in 1996. It is widely used as on chip bus in SoC (System on Chip) designs. There are three buses defined within AMBA specification. AHB(Advanced High Performance Bus), ASB (Advanced System Bus) and APB (Advanced Peripheral Bus). The AMBA AHB is a high performance and high frequency bus which supports up to 16 masters, burst operation, split transactions and pipelining. Whereas, ASB is the first generation of AMBA system bus which also supports burst operations. For low power and slow peripherals APB is used, which is a low frequency bus and does not support pipelining and burst operation as compared to the above two buses.

## **RTL CLOCK GATING**

http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No.VI, December

### ISSN: 2231-5152

In the traditional synchronous design style, used for most of the HDL and synthesis based designs, the system clock is connected to clock pin on every flip-flop in design. This results in three major components of power consumption .

- Power consumed by combinatorial logic whose values are changing on each clockedge.
- Power consumed byflip-flops.
- Power consumed by the clock buffer tree in the design.

The RTL Clock Gating technique had a potential of reducing both power consumed by flip flop and clock distribution network, whereas, the first component of power is smallest contributor to total power consumption. Dynamic power can contribute up to 50% of total power and RTL Clock Gating technique is the most common technique for reducing dynamic power. There are different RTL Clock Gating techniques available to thedesigners.

RTL Clock Gating can be grouped into three categories:

- Combinational RTL ClockGating
- System level RTL ClockGating
- Sequential RTL ClockGating

The Combinational RTL Clock Gating is a straight forward substitution to the RTL code. It reduces power by disabling the clock on registers when the output is not changing. The System-level RTL Clock Gating technique stops the clock for an entire design, effectively disabling all functionality. On the contrary, combinational and sequential selectively suspend clocking while the design continues to produce an output. The Sequential RTL Clock Gating alters the RTL micro-architecture without affecting design functionality. Sequential clock-gating is a multi-cycle optimization with multiple implementation tradeoffs and RTL modifications.

# **BLOCK DIAGRAM**



## Fig. 1.AHB-Slave SPI-Master interface diagram with gated clock.

In fig.4.1, the system clock is gated by the gated clock block, when the clock enable (Clk\_en) goes high, the clock will become active else it remains inactive. The gated clock is provided to the overall design. Here the AHB-slave interface is used for programming the SPI registers i.e. control register and SPI baud rate register. A memory is used for storing the data from SPI and providing the data to the SPI. When write enable (Wr\_en) goes high data enters into memory through Data\_in pin and when read enable (Rd\_en) goes high data exits through data-inout pin to the SPI. This pin behaves like an in-out

# International Journal of Advances in Engineering Research

2

http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No.VI, December

### ISSN: 2231-5152

pin. Then data enters into SPI TX-register at the gated clock which is provided to the whole module. Then, through SCLK generator block SCLK is generated for the master so that the data from the TX-register leaves SPI through MOSI on this SCLK and enters through MISO into RX-register on this SCLK. Now, the data in the RX-register will arrive on the data-inout pin which is an in-out port and enters into memory when the write enable goes high. Hence both transmitting and receiving the data is done.

# FIGURES AND TABLES

attice Po	ower Cal	culator			SilverNoe <mark>Caciation</mark>							
tver Sumary	Logic Filoc	t Citels 10	1/0 Term 🛛 8	udi RAM 🕴 🛛	57 RL 3	fişik (102)	Reput					
lec						Simet						
Rank;	Latestift 🕴 Specipate 🗧 💡				TengRife.							
eice 1 <mark>712 :</mark> (cestripadios Da			Dimensi	ineral M		Abet incestre?)						
islaphyse <mark>1994 - v</mark> Astlanes - <mark>PRVE-STUAL v</mark>				Febellesk III								
leebe	lesis Powe Foundates Anaas Type - Twee Fok Alesians - Find						lata Separate (1) 120 120 120 120 120					
Hazes Tiger												
Nagilijo	schie Ki	çla .	Constity Pase	e Sept		-Roverty Pow	Set .		Ree by Bads (N)	Ped Status (4)		
	Vilage	IPH	3do)( . 1	(nanic))(	703(3)	Satc (M)	Cyratic)/(	763(V)	(up-3a)	108		
iα.	1.30	1.0	301	1013	0.061	6023	0.0221	125	Cinter .	LIR		
Kor 33	3,300	1.8	100	LOSS	0.000	6008	0000	1.000	CR.	LDS		
Ktir25	250	1.5	186	LODI	0.05	008H	0.002	125	Rectaur	187		
10013	1.89	1.0	100	LOOD	0.002	0008	0.008	1.000	15	1.000		
Voir1.5	1.50	10	100	LOOD	0.000	COM	0008	1.880	3	1007		
Voir12	1.20	1.8	1.054	E 868	0.3064	0.007	0.000	187	105%	1000		
(car	3.30	1.0	III.	LOS	0.007	0.965	005	159	Mer.	100		
10	3,300	10	185	LOEEL	0.005	000	000	187	ina. Wi	8,1969		
21	1.30	1.0	1.013	1.000	0.000	6002	0.0081	183				
100												

Fig.2. Power calculation of without gated clock module at 50 MHz clock .

The total dynamic power consumed by the AHB-SPI interface is 12.4 mW and the static power is 94.5 mW at 50MHz system clock (non-gated clock) at 25 °C temperature.

Power Summary	Logic Block	Clocks	I/O I/OT	erm Block R	AM DSP P	LL DQSDLL
Clock Name	Freq. (MHz)	$AF\left(\%\right)$	# Logic LUTs	# Dist. RAM	# Ripple Slices	# Registers
COMBINATORIA	L 100.0000	10.0000	128	0	12	0
syst_clk_	<mark>c</mark> 50	10.0000	20	0	0	35

Fig.3.The number of LUTS and registers used by the design on the FPGA after place and route

(IJAER) 2011, Vol. No. 2, Issue No.VI, December

	PER CER	(and the set									
eSine	Lopi: Bed	0ok 10	Mien 1	d341 13	P   PL   D	511. Sept	leşat.				
88						Eximat					
się:	and y setpis 1					Terri Pole.					
eig:	(BRAT V Georgenüter Emerse )					Attentiespersius(1) 3					
slæter <mark>1914 v</mark> ielæs <mark>1913-004 v</mark> ielæs					Electre Alex Alexandre Ale						
kati kati kati kati kati kati kati kati						Into Restart ()					
kussige <mark>ljud v</mark> faerikienos <del>ind</del>					Notamistakäettä <mark>83</mark>						
ntigsforancikee Malain - Grantin here Signi					Anarto Anar Supp						
	ilize	DR.	366第二	(sii))	關係	980(I) B	yaci)ii		lur de	(6)	
έ.	135	1.8	RE	002	182	LET	105	1.128	Orde	10	
άB	330	130	1000	000	(100	(100	1308	1.00	10	(2)	
ca 23	299	i)	1325		LIES	(36	LIE5	1.02	92 961.00	100	
άB	189	1.0	1000	000	100	LIN	1305	1.001	12	10	
10015	199	2.00	1080	000	6.800	S 6.000	1.008	1.00		1.00	
10012	130	1.0	107	000	Car	1392	1302	LUC.	7/98	100	
121	330	i <b>x</b>	NIT	060	(82	1.55	1,055	LET	ale a	100	
ø	330	1.0	1385	600	(185	680	1,08	UC	No.	UN	
10	130	1.8	1000	000	1.001	6.82	1301	6321	05	10.20	
			and and	1.000	1000	1 1 10/10	a Mat	-			

Fig.4.Power calculation of with gated clock module at 50 MHz clock.

The total dynamic power consumed by the AHB-SPI interface is 4.9 m W and the static power is 92.1 mW at 50MHz gated clock at 25 °C temperature.

Power Summary	Logic Block	Clods	t/0 t/0	Term Block Ry	AM DSP P	L DQSDL
Logic						
Clock Name	Freq. (MHz)	AF (%)	# Logic LUTs	# Dist. RAM	# Ripple Silves	# Registers
CONSUNATORIAL	100.0000	10.0000	126	0	12	- (
otdok	50.0000	10.0000	19	. 0	0	

#### Fig.5. Number of LUTs and registers used by the design on FPGA after place and route.

The table shows the comparison of Dynamic power, LUTs used and registers used by both the designs.

Sr. 80.	Factors	Non Gated clock	Gated clock
1.	Dynamic Power (mW)	12.4	4.9
2.	Number of LUTs used	148	145
3.	Number of registers used	35	35

Table 1. Comparison for 50 MHz clock

## CONCLUSION

The comparison shows that the dynamic power consumed by the gated clock design is low as compared to non gated clock design. A difference of 7.5 mW is being observed between the gated clock and non gated clock architectures at 50MHz frequency and a difference of 7.4 mWat

## International Journal of Advances in Engineering Research

http://www.ijaer.com/

#### ISSN: 2231-5152

(IJAER) 2011, Vol. No. 2, Issue No.VI, December

#### ISSN: 2231-5152

75MHz frequency. Also the number of LUTs used by the gated clock is less as compared to the non gated clock architecture. The gated clock architecture uses 145 LUTs as compared to the non gated clock architecture which uses 148 LUTs. A difference of 3 LUTs is being observed. Hence, overall dynamic power is reduced by the RTL clock gatingtechnique.



Fig 6: Output waveforms by Icarus simulating tool

## REFERENCES

- [1] Randy Nuss, "A New Paradigm for Synchronous State Machine Design in Verilog" Idea consulting,1999.
- [2] Clifford E. Cummings, "State machine coding styles for synthesis", Sunburst Design, Inc, SNUG 1998.
- [3] C.E Cummings, "Verilog Non Blocking Assignments Demystified ", International Verilog HDL Conference Proceedings1998.
- [4]IEEE Standard Hardware Description Language Based On the Verilog Hardware Description Language , IEEE Computer Society , IEEE Std.1364-1995.
- [5]S. Golson, "State Machine Design Techniques for Verilog and VHDL", Synopsis Journal of High-Level Design, Sep 3, 1994.

[6] Frank Emnett and Mark Biegel, "Power Reduction through RTL clock gating", Automotive Integrated Electronics Corporation,2000.

http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No.VI, December

ISSN: 2231-5152

- [7] Paul Myers," Interfacing using serial protocols: SPI and I2C", EMRT Consultants, 2005.
- [8] Frederic Leens, "An introduction to SPI and I2C protocols", IEEE, Feb,2009.